Welcome![Sign In][Sign Up]
Location:
Search - DDS FPGA

Search list

[Other resourcedds

Description: 用FPGA实现DDS,可变频,幅值由硬件完成
Platform: | Size: 675423 | Author: liuyu | Hits:

[Other resourceFPGA--DDS-PhaseMeasure

Description: Verilog实现的DDS正弦信号发生器和测频测相模块,DDS模块可产生两路频率和相位差均可预置调整的值正弦波,频率范围为20Hz-5MHz,相位范围为0°-359°,测量的数据通过引脚传输给单片机,单片机进行计算和显示。
Platform: | Size: 1371610 | Author: haoren | Hits:

[Other resourceDDS-2

Description: 用FPGA实现DDS的原理图,结构清晰,采用总线方式与外部单片机通信
Platform: | Size: 13229 | Author: 赵培立 | Hits:

[Other resourceDDS

Description: 用51和 FPGA实现的 DDS的程序
Platform: | Size: 5137 | Author: 胡玉贵 | Hits:

[Otherdds

Description: FPGA实现直接数字信号源.一个相位累加器的设计
Platform: | Size: 5088 | Author: 马彩青 | Hits:

[CommunicationDDS

Description: FPGA中实现基于查找表方式(LUT)的DDS实现,可用在数字下变频和COSTAS锁相环中,Verilog编写,本人已经调通
Platform: | Size: 148330 | Author: 鲁东旭 | Hits:

[Other resourcedds

Description: 基于飓风1 fpga 和stc单片机的dds信号源 程序是自己些的 能用 最大频率是2M
Platform: | Size: 362351 | Author: 李志枫 | Hits:

[Other resourcedds

Description: 利用fpga实现的DDS,可输出正弦波,输出频率可调
Platform: | Size: 468898 | Author: qlg | Hits:

[Other resourceDDS

Description: 利用EDA技术和FPGA在UP3开发板上实现直接数字频率综合器的设计。 实验中加入了相位控制字PWORD,用以控制相位偏移量的前四位,将相位偏移量加到ROM地址总线 上,从而引起从ROM中取得的正弦信号的偏移,实现移相信号发生器的移相功能。 实验中还加入了LCD显示功能,通过LCD显示模块器件,用LCD显示正弦信号的频率,所显示的频 率也是由频率字控制的。LCD的驱动原理同上次实验。
Platform: | Size: 1225901 | Author: Emma | Hits:

[Other resourcevhdl-dds

Description: fpga 控制dds 程序。希望对各位有用
Platform: | Size: 87754 | Author: martin | Hits:

[Other resource基于FPGA的直接数字合成器设计

Description: 1、 利用FLEX10的片内RAM资源,根据DDS原理,设计产生正弦信号的各功能模块和顶层原理图; 2、 利用实验板上的TLC7259转换器,将1中得到的正弦信号,通过D/A转换,通过ME5534滤波后在示波器上观察; 3、 输出波形要求: 在输入时钟频率为16KHz时,输出正弦波分辨率达到1Hz; 在输入时钟频率为4MHz时,输出正弦波分辨率达到256Hz; 4、 通过RS232C通信,实现FPGA和PC机之间串行通信,从而实现用PC机改变频率控制字,实现对输出正弦波频率的控制。-a use FLEX10-chip RAM resources, in accordance with DDS principle, design sinusoidal signal generated by the top-level functional modules and schematics; 2, the experimental board TLC7259 converters, will be a sinusoidal signal, the D / A conversion, after filtering through the ME5534 oscilloscope observation; 3, the output waveform requirements : the input clock frequency of 16KHz, sine wave output resolution of 1Hz; the input clock frequency of 4MHz, the sine wave output resolution of 256Hz; 4, RS232C communications, FPGA and PC serial communications between in order to achieve PC-frequency control characters, the realization of sine wave output frequency control.
Platform: | Size: 22183 | Author: 竺玲玲 | Hits:

[Program docdds信号发生器

Description: 基于fpga的dds信号发生器
Platform: | Size: 650030 | Author: c330942948@126.com | Hits:

[VHDL-FPGA-Verilog用FPGA实现DDS信号发生及用MODELSIM仿真

Description: 该工程是用verilog编写,FPGA内部产生ROM及ADD加法器。ROM中存正弦波信号。文件夹中还包含modelsim仿真。
Platform: | Size: 2527046 | Author: zhengguo22 | Hits:

[Compiled基于VHDL的DDS信号发生器

Description: 本设计是利用EDA技术设计的电路, 该信号发生器输出信号的频率范围为20Hz~20KHz,幅度的峰 峰值为0.3V~5V两路信号之间可实现0°~359°的相位差。侧重叙述了用FPGA来完成直接数字频率合成器(DDS)的设计
Platform: | Size: 363 | Author: meimeisa1 | Hits:

[ComboBoxDDSFPGA

Description: 串口通讯接口程序,有对话的控件。数据接收和发送-serial communication interface procedures, controls the dialogue. Sending and receiving data
Platform: | Size: 1024 | Author: 阮斌 | Hits:

[VHDL-FPGA-VerilogFPGA_SUM99_VHDL_SOURCE

Description: 基于FPGA的直接数字合成器的设计与分析的代码程序,代码格式为VHDL-FPGA-based Direct Digital Synthesis Design and Analysis of the code procedures for VHDL code format
Platform: | Size: 5120 | Author: 莫汉伟 | Hits:

[VHDL-FPGA-VerilogDDS_Power

Description: FPGA上的VERILOG语言编程。通过查找表实现直接数字频率合成。在主控部分通过键盘选择正弦波,方波,三角波,斜波,以及四种波形的任意两种的叠加,以及四种波形的叠加;通过控制频率控制字C的大小,以控制输出波形频率,实现1Hz的微调;通过地址变换实现波形相位256级可调;通过DAC0832使波形幅值256级可调;通过FPGA内部RAM实现波形存储回放;并实现了每秒100HZ扫频。-FPGA on the verilog language programming. Lookup table through direct digital frequency synthesis. In part through the control of the keyboard to choose sine, square, triangle wave, sloping wave, and four arbitrary waveform two superposed and the stack of four waveform; by controlling the frequency control word on the size, in order to control the output waveform frequency, 1 Hz to achieve the fine-tuning; Address transform through waveform phase adjustable 256; DAC0832 so through waveform amplitude adjustable 256; FPGA through internal RAM to the waveform storage intervals; and achieve a 100 per second sweep 9999.
Platform: | Size: 16384 | Author: 田世坤 | Hits:

[Embeded-SCM DevelopDDSforsinandcos

Description: 用VHDL实现的DDS,可输出正弦、余弦波形。将所有文件放在一个工程文件里,再分别生存模块,按原理图连接及可-using VHDL DDS, output sine, cosine wave. All documents will be placed on a project document, respectively survival module, according to diagram and can link
Platform: | Size: 7168 | Author: 何明均 | Hits:

[Software EngineeringFPGA_DDS

Description: 基于FPGA+DDS的MSK数字调制源设计 通信中的DDS技术应用-FPGA+ DDS MSK modulation source design communication of DDS technology
Platform: | Size: 115712 | Author: liujl | Hits:

[BooksFPGANew_DDS

Description: 在无线传送领域,基于FPGA 的DDS 实现的几种方式-areas of the wireless carrier, based on FPGA DDS achieved in several ways
Platform: | Size: 82944 | Author: kingpower | Hits:
« 1 2 3 4 5 6 7 89 10 11 12 13 ... 27 »

CodeBus www.codebus.net